```verilog module adder( input a, input b, output y, output carry ); assign y = a ^ b; assign carry = a & b; endmodule ```