tags: - verilog - formulation created: 2024-10-23
module full_adder( input a, input b, input cin, output y, output cout ); assign y = a ^ b ^ cin; assign cout = (a & b) | (cin & (a ^ b)); endmodule