tags: - verilog - formulation created: 2024-10-23
module half_subtractor( input a, input b, output y, output borrow ); assign y = a ^ b; assign borrow = (~a) & b; endmodule